

Universidad Nacional de Colombia (UNAL) Sede Manizales

Undergraduate Program in Information Systems SILABO

CS221. Computer Architecture (Mandatory)

2022-II

| : | Sistemas de Información |
|---|---|
| : | CS221. Computer Architecture |
| : | 3^{er} Semestre. |
| : | CS1D2. Discrete Structures II. (2^{nd} Sem) |
| : | Mandatory |
| : | Face to face |
| : | 2 HT; 2 HL; |
| : | 3 |
| | |

2. Professors

3. Course foundation

A computer scientist must have a solid knowledge of the organization and design principles of diverse computer systems, by understanding the limitations of modern systems they could propose next-gen paradigms. This course teaches the basics and principles of Computer Architecture. This class addreses digital logic design, basics of Computer Architecture and processor design (Instruction Set architecture, microarchitecture, out-of-order execution, branch prediction), execution paradigms (superscalar, dataflow, VLIW, SIMD, GPUs, systolic, multithreading) and memory system organization.

4. Summary

- 1. Digital logic and digital systems 2. Machine level representation of data 3. Assembly level machine organization
- 4. Functional organization 5. Memory system organization and architecture 6. Interfacing and communication 7. Multiprocessing and alternative architectures 8. Performance enhancements

5. Generales Goals

- Provide a first approach in Computer Architecture.
- Study the design and evolution of computer architectures, which lead to modern approaches and implementations in computing systems.
- Provide fine-grained details of computer hardware, and its relation with software execution.
- Implement a simple microprocessor using Verilog language.

6. Contribution to Outcomes

This discipline contributes to the achievement of the following outcomes:

- 1) Analyze a complex computing problem and to apply principles of computing and other relevant disciplines to identify solutions. (Usage)
- 6) Apply computer science theory and software development fundamentals to produce computing-based solutions. (Assessment)

7. Content.

| 7. Content | | | | | | | | |
|--|--|--|--|--|--|--|--|--|
| | | | | | | | | |
| Competences: | UNIT 1: Digital logic and digital systems (18) | | | | | | | |
| | Generales Goals | | | | | | | |
| Overview and history of computer architecture Combinational and sequential logic/Field programmable gate arrays as a fundamental combinational + sequential logic building block Abstraction models Computer-aided design tools that process hardware and architectural representations Register transfer notation/Hardware Description Language (Verilog/VHDL) Physical constraints (gate delays, fan-in, fan-out, energy/power) | Describe the progression of technology devices from vacuum tubes to VLSI, from mainframe computer architectures to the organization of warehouse-scale computers [Familiarity] Comprehend the trend of modern computer architectures towards multi-core and that parallelism is inherent in all hardware systems [Usage] Explain the implications of the "power wall" in terms of further processor performance improvements and the drive towards harnessing parallelism [Usage] Articulate that there are many equivalent representations of computer functionality, including logical expressions and gates, and be able to use mathematical expressions to describe the functions of simple combinational and sequential circuits [Familiarity] | | | | | | | |
| | • Design the basic building blocks of a computer: | | | | | | | |

to evaluate simple building blocks (eg, arithmeticlogic unit, registers, movement between registers) of a simple computer design [Familiarity]

• Use CAD tools for capture, synthesis, and simulation

arithmetic-logic unit (gate-level), registers (gate-level), central processing unit (register transfer-level), memory (register transfer-level) [Usage]

• Evaluate the functional and timing diagram behavior of a simple processor implemented at the logic circuit level [Assessment]

Readings: D. Harris and S. Harris (2012), Patt and Patel (2005), Patterson and Hennessy (2004), J.Ashenden (2007), Hennessy and Patterson (2006), Parhami (2005), Stalings (2010), P.Chu (2006)

| UNIT 2: Machine level representation of data (8) | | | | | | | |
|---|---|--|--|--|--|--|--|
| Competences: | | | | | | | |
| Content | Generales Goals | | | | | | |
| Bits, bytes, and words Numeric data representation and number bases Fixed- and floating-point systems Signed and twos-complement representations Representation of non-numeric data (character codes, graphical data) Representation of registers and arrays | Explain why everything is data, including instructions, in computers [Assessment] Explain the reasons for using alternative formats to represent numerical data [Familiarity] Describe how negative integers are stored in sign-magnitude and twos-complement representations [Usage] Explain how fixed-length number representations affect accuracy and precision [Usage] Describe the internal representation of non-numeric data, such as characters, strings, records, and arrays [Usage] Convert numerical data from one format to another [Usage] | | | | | | |
| Readings: D. Harris and S. Harris (2012), Patt J.Ashenden (2007), Hennessy and Patterson (2006), Parha | and Patel (2005), Patterson and Hennessy (2004), mi (2005), Stalings (2010), P.Chu (2006) | | | | | | |

| UNIT 3: Assembly level machine organization (8) | | | | | | |
|---|---|--|--|--|--|--|
| Competences: | | | | | | |
| Content | Generales Goals | | | | | |
| Basic organization of the von Neumann machine Control unit; instruction fetch, decode, and execution Instruction sets and types (data manipulation, control, I/O) Assembly/machine language programming Instruction formats Addressing modes Subroutine call and return mechanisms I/O and interrupts Heap vs. Static vs. Stack vs. Code segments | Explain the organization of the classical von Neumann machine and its major functional units [Familiarity] Describe how an instruction is executed in a classical von Neumann machine, with extensions for threads, multiprocessor synchronization, and SIMD execution [Familiarity] Describe instruction level parallelism and hazards, and how they are managed in typical processor pipelines [Familiarity] Summarize how instructions are represented at both the machine level and in the context of a symbolic assembler [Familiarity] Demonstrate how to map between high-level language patterns into assembly/machine language notations [Usage] Explain different instruction formats, such as addresses per instruction and variable length vs fixed length formats [Usage] Explain how subroutine calls are handled at the assembly level [Usage] Explain the basic concepts of interrupts and I/O operations [Familiarity] Write simple assembly language program segments [Usage] | | | | | |
| | • Show how fundamental high-level programming constructs are implemented at the machine-language level [Usage] | | | | | |
| Readings: D. Harris and S. Harris (2012), Patt J.Ashenden (2007), Hennessy and Patterson (2006), Parha | and Patel (2005), Patterson and Hennessy (2004), mi (2005), Stalings (2010), P.Chu (2006) | | | | | |
| | | | | | | |

| UNIT 4: Functional organization (8) | | | | | | |
|---|--|--|--|--|--|--|
| Competences: | | | | | | |
| Content | Generales Goals | | | | | |
| Implementation of simple datapaths, including instruction pipelining, hazard detection and resolution Control unit: microprogrammed Instruction pipelining Introduction to instruction-level parallelism (ILP) | Compare alternative implementation of datapaths [Assessment] Discuss the concept of control points and the generation of control signals using hardwired or microprogrammed implementations [Familiarity] Explain basic instruction level parallelism using pipelining and the major hazards that may occur [Usage] Design and implement a complete processor, including datapath and control [Usage] Determine, for a given processor and memory system implementation, the average cycles per instruction [Assessment] | | | | | |
| Readings: D. Harris and S. Harris (2012), Patt J.Ashenden (2007), Hennessy and Patterson (2006), Parham | and Patel (2005), Patterson and Hennessy (2004), mi (2005), Stalings (2010), P.Chu (2006) | | | | | |

| UNIT 5: Memory system organization and architecture (8) Competences: | | | | | | |
|--|--|--|--|--|--|--|
| Content | Generales Goals | | | | | |
| Storage systems and their technology Memory hierarchy: importance of temporal and spatial locality Main memory organization and operations Latency, cycle time, bandwidth, and interleaving Cache memories (address mapping, block size, replacement and store policy) | Identify the main types of memory technology (eg, SRAM, DRAM, Flash, magnetic disk) and their relative cost and performance [Familiarity] Explain the effect of memory latency on running time [Familiarity] Describe how the use of memory hierarchy (cache, virtual memory) is used to reduce the effective memory latency [Usage] | | | | | |
| Multiprocessor cache consistency/Using the memory system for inter-core synchronization/atomic mem- ory operations Virtual memory (page table, TLB) | Describe the principles of memory management [Usage] Explain the workings of a system with virtual memory management [Usage] | | | | | |
| Fault handling and reliabilityError coding, data compression, and data integrity | • Compute Average Memory Access Time under a variety of cache and memory configurations and mixes of instruction and data references [Assessment] | | | | | |

Readings: D. Harris and S. Harris (2012), Patt and Patel (2005), Patterson and Hennessy (2004), J.Ashenden (2007), Hennessy and Patterson (2006), Parhami (2005), Stalings (2010), P.Chu (2006)

| Readings: | υ. | Harris | and | 5. | Harris (| 2012), | Patt | and | Patel (2005), | Patterson | and | Hennessy (2004 | .), |
|--------------|------|----------|---------|------|----------|---------|-------|-------|----------------|--------------|--------|----------------|-----|
| J.Ashenden (| 2007 |), Henne | essy ai | nd F | atterson | (2006), | Parha | mi (2 | 005), Stalings | (2010), P.Ch | u (200 | 6) | |

| UNIT 7: Multiprocessing and alternative architectures (8) | | | | | | | |
|--|--|--|--|--|--|--|--|
| Competences: | | | | | | | |
| Content | Generales Goals | | | | | | |
| Power Law Example SIMD and MIMD instruction sets and architectures Interconnection networks (hypercube, shuffle-exchange, mesh, crossbar) Shared multiprocessor memory systems and memory consistency Multiprocessor cache coherence | Discuss the concept of parallel processing beyond the classical von Neumann model [Assessment] Describe alternative parallel architectures such as SIMD and MIMD [Familiarity] Explain the concept of interconnection networks and characterize different approaches [Usage] Discuss the special concerns that multiprocessing systems present with respect to memory management and describe how these are addressed [Familiarity] Describe the differences between memory backplane, processor memory interconnect, and remote memory via networks, their implications for access latency and impact on program performance [Assessment] | | | | | | |
| Readings: D. Harris and S. Harris (2012), Patt J.Ashenden (2007), Hennessy and Patterson (2006), Parha | and Patel (2005), Patterson and Hennessy (2004), | | | | | | |
| 5. Homondon (2001), Homnessy and Laurenson (2000), Lama | an (2000), Stamings (2010), 1. One (2000) | | | | | | |

UNIT 8: Performance enhancements (8) Competences: Content Generales Goals • Superscalar architecture • Describe superscalar architectures and their advantages [Familiarity] • Branch prediction, Speculative execution, Out-oforder execution • Explain the concept of branch prediction and its utility [Usage] • Prefetching • Characterize the costs and benefits of prefetching • Vector processors and GPUs [Assessment] • Hardware support for multithreading • Explain speculative execution and identify the conditions that justify it [Assessment] Scalability • Discuss the performance advantages that multi-• Alternative architectures, such as VLIW/EPIC, and threading offered in an architecture along with the Accelerators and other kinds of Special-Purpose Profactors that make it difficult to derive maximum bencessors efits from this approach [Assessment] • Describe the relevance of scalability to performance [Assessment] D. Harris and S. Harris (2012), Patt and Patel (2005), Patterson and Hennessy (2004), Readings: J.Ashenden (2007), Hennessy and Patterson (2006), Parhami (2005), Stalings (2010), P.Chu (2006)

8. Methodology

El profesor del curso presentará clases teóricas de los temas señalados en el programa propiciando la intervención de los alumnos.

El profesor del curso presentará demostraciones para fundamentar clases teóricas.

El profesor y los alumnos realizarán prácticas

Los alumnos deberán asistir a clase habiendo leído lo que el profesor va a presentar. De esta manera se facilitará la comprensión y los estudiantes estarán en mejores condiciones de hacer consultas en clase.

9. Assessment

Continuous Assessment 1 : 20 %

Partial Exam: 30 %

Continuous Assessment 2 : 20 %

Final exam : 30 %

References

Harris, David and Sarah Harris (2012). Digital Design and Computer Architecture. 2nd. Morgan Kaufmann. ISBN: 978-0123944245.

Hennessy, J. L. and D. A. Patterson (2006). Computer Architecture: A Quantitative Approach. 4th. Morgan Kaufman: San Mateo, CA.

J.Ashenden, Peter (2007). Digital Design (Verilog): An Embedded Systems Approach Using Verilog. Morgan Kaufmann. ISBN: 978-0123695277.

P.Chu, Pong (2006). RTL Hardware Design Using VHDL. 1st. Wiley-Interscience.

Parhami, Behrooz (2005). Computer Architecture: From Microprocessors to Supercomputers. Oxford Univ. Press: New York. ISBN: ISBN 0-19-515455-X.

Patt, Yale N and Sanjay J Patel (2005). Introduction to Computing Systems. 2nd. McGraw Hill.

- Patterson, D. A. and J. L. Hennessy (2004). Computer Organization and Design: The Hardware/Software Interface. 3rd ed. Morgan Kaufman: San Mateo, CA.
- Stalings, William (2010). Computer Organization and Architecture: Designing for Performance. 8th. Prentice Hall: Upper Saddle River, NJ.